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Abstract—Photonics technology has become a promising and
viable alternative for both on-chip and off-chip computer net-
works of future Exascale systems. Nevertheless, this technology is
not mature enough yet in this context, so research efforts focusing
on photonic networks are still required to achieve realistic
suitable network implementations. In this context, system-level
photonic network simulators can help to guide designers to assess
the multiple design choices.
Most current research is done on electrical network simulators,
whose components work widely different from photonics com-
ponents. Moreover, photonics technology adds new components
that are not present in electrical networks. This paper discusses
how a photonics simulation tool can be built by extending an
electrical simulation framework. We summarize and compare the
working behavior of both technologies –electrical and photonics–
, and discuss the rationale behind the proposed extensions.
Among others, the devised extensions model optical routers,
wavelength-division multiplexing, circuit switching, and specific
routing algorithms.
This work is aimed to provide support to investigate off-
chip optical networks in the context of the European Exascale
System Interconnect and Storage project (ExaNeSt) project. The
experiments presented in this paper study multiple realistic
photonic networks configurations and have been performed
with excerpts of real traces. Experimental results show that,
compared to electrical networks, optical networks can reduce the
execution time of the workload by several orders of magnitude.
Our study reveals that future optical technologies presenting a
3.2 Tbps aggregate link bandwidth will not provide additional
performance benefits over state-of-the-art 1.6 Tbps optical links
across the studied workloads, but 1.6 Tbps network links are
enough to achieve the highest optical performance on computer
networks. Regarding the link configuration, the bandwidth per
optical channel is the parameter with highest impact on the
network delay and so on the execution time, while for a given
optical bandwidth per channel the better strategy is to reduce
the phit size.
I. INTRODUCTION
The most powerful supercomputers in the world [1] are
ranked by their computational power in terms of floating-point
operations executed per second (FLOPS). The Sunway Taihu-
Light, the recent supercomputer leading the list at November
2016, realizes by 93 PetaFlops (1015) with 10,5 million cores.
The Top500 list tracks the computational power of super-
computers since 1971, and according to the current growing
computational trend, it is expected that supercomputers will
break the ExaFlop (1018) barrier by 2020. Reaching this
target, however, will be challenging and requires from multiple
simultaneous solutions addressing, among others, computation
at chip level (nodes of the system), data movement across the
system, distributed storage, energy management, etc.
From the aforementioned challenges, the data movement
challenge is probably the most critical to be achieved, mainly
due to the increasing number of computing nodes and, there-
fore, the increasing communication requirements. Exascale
networks will count with thousands of computing nodes,
so data transmission among them becomes a major design
concern, and new requirements rise not only in terms of
throughput but also in energy consumption demands. In such
systems, the underlying network technology [2], [3] is a
critical design choice.
In this regard, photonics interconnects –both on-chip and
off-chip– have emerged as a worth technology alternative
addressing the key constraints of traditional electrical net-
works. This technology provides much more bandwidth than
electrical technology with much less energy consumption [4],
[5]. Optical Networks on-Chip (ONoCs) [6], [7] will become
a viable option for the growing demand of high performance
computing (HPC) applications that electric networks cannot
efficiently deal with. On the other hand, off-chip photonics
technology can provide what is required to cover the rising
requirements in Exascale computing, contributing additional
advantages over electrical technology such as the volume of
the interconnection links (inter- and intra-cabinet) or the power
savings. Depending on the technology node (from 90 nm to 22
nm), photonics technology is from 7 to 4 orders of magnitude
smaller than electrical technology [8].
The Exascale challenge has become a major concern for
supercomputers industry and countries around the world. In
this sense, some research projects have spread in Europe to
address the involved challenges. This work has been devel-
oped under the umbrella of the European Exascale System
Interconnect and Storage project (ExaNeSt) [9] whose main
aim is to build a system able to scale up to tens of millions of
interconnected low-power consumption ARM cores to solve
large-scale scientific and big data problems [10].
The development of such a system requires from multiple
performance evaluation studies in order to guide the system
construction. Regarding interconnects, simulation frameworks
are being used to assess network bandwidth and network
latency. Original ExaNest simulation frameworks model elec-
trical interconnection networks and they are not prepared to
simulate networks with photonic technology.
Modeling photonics networks on an electrical simulation
framework is not a straightforward process but it requires
from a sound knowledge on the basics of both photonics
and electrical networks. Many aspects are widely different
since photonics offers new possibilities and prevents from
some others. For instance, photonics provides the capability of
sending multiple messages concurrently on a given link, while
it does not support flit storage at the intermediate network
routers.
This work discusses the critical steps that have been car-
ried out to model photonics interconnects by extending the
ExaNeSt INSEE [11] simulator. Distinct design choices are
discussed and evaluated. The original INSEE code has been
widely modified in order to i) model the main photonics
network components such as the network links or the routers;
ii) model the photonic communications particularities since
circuit switching and wavelength-division multiplexing are
used; iii) model the routing; and iv) adapt network topologies
to properly mimic the photonics working behavior.
The remainder of this paper is organized as follows.
Section II presents some photonics background. Section III
describes the baseline simulation framework. Section IV in-
troduces the key differences between electric and photonics
networks, and discusses the proposed models. Section V
evaluates the proposal. Section VI summarizes the related
work. Finally, Section VII presents some concluding remarks.
II. BACKGROUND ON PHOTONICS TECHNOLOGY
As mentioned above, the requirements for Exascale compu-
tation over the current decade are expected to scale the network
performance. In this section, we summarize recent advances
in silicon photonics technology and its current state on both
off-chip and on-chip interconnects.
A. Off-Chip Silicon Photonics
Silicon photonics-based interconnects are being widely de-
ployed in data communication (datacom) systems due to
their potential to achieve large scale and low cost integra-
tion together with low power operation. This potential relies
on advantages like higher bandwidth capability, better dis-
tance/speed tradeoff and easier cable management. Regarding
bandwidth, achieving more than 10 Gbps with conventional
copper wires remains a challenge, while a single optic fiber can
offer bandwidths in the Terahertz range. With respect to the
distance/speed tradeoff, optic fibers are able to transmit data
along several kilometers without bandwidth penalties. Finally,
due to their inherent lightness and thinness, using optic fiber
cables instead of copper ones, highly reduces cable density so
considerably eases cable management.
Current state-of-the-art photonics technologies, however,
require from pluggable transceivers to transform electrical
signals to optical signals and vice versa, which limits the
potential of a full silicon photonics system. To deal with
this shortcoming, current research aims to integrate optical
devices with logic chips. This goal has not been reached yet
and it would make a significant impact on datacom network
topology.
The bandwidth limit of current Quad Small Form-factor
Pluggable (QSFP) transceivers based on Vertical-Cavity
Surface-Emitting Laser (VCSEL) technology is by 40 Gbps.
Nevertheless, silicon photonic interconnects are expected to
reach the 100 Gbps mark and beyond in the near future. For
instance, Intel Corporation and other big companies such as
IBM or Cisco Systems have moved their silicon photonics
efforts beyond research and development, and have produced
engineering samples that run at speeds of up to 100 Gbps.
Moreover, Intel and Corning are currently developing the
MXC connector, which supports up to 64 fibers communicat-
ing at 25 Gbps, reaching an unprecedented data transmission
capacity by 1.6 Tbps over a 300 meters distance.
B. On-Chip Silicon Photonics
The need of low latency and high bandwidth multi-core
data transmissions has led CMOS-compatible photonic inter-
connects as an alternative technology to address these design
issues in on-chip networks. Moreover, silicon photonics-based
on-chip networks enable the implementation of silicon pho-
tonic routers, which are a key development for inter-rack and
intra-rack full-optical networks based only on optical compo-
nents –i.e. all-optical networks– for Exascale systems. In this
regard, current efforts have concentrated on the realization of
reliable hybrid silicon lasers, electro-optic modulators, ring
resonators and receivers; the most critical building components
of photonic circuits.
Laser sources inject light into the chip’s waveguides. Laser
sources are probably the most difficult devices to be integrated
on silicon. Duan et al. have developed hybrid silicon/III-V
lasers with less power consumption than previous works [12],
[13], although not yet achieving ultra-low power consumption,
which will significantly reduce packaging costs.
Electro-optical modulators establish the switching capacity,
that is, the operation bandwidth of any photonic integrated
circuit (PIC). High bandwidth modulation can be realized
in silicon with free-carrier induced index change [14], using
biased pn structures (carrier depletion) achieving up to 30-50
Gbps data rates [15], [16].
Optical ring resonators are the key component to leverage
wavelength division multiplexing (WDM) [17] technology.
WDM allows splitting up the optical signal into multiple inde-
pendent wavelengths. A ring resonator captures specific optical
wavelenghts; thus, it can redirect these wavelengths to other
waveguides and receivers, so enabling the implementation of
complex optical on-chip networks and photonic routers.
Finally, optical coherent receivers (also known as photode-
tectors), which convert the amplitude, phase, and polarization
of an optical signal into the electrical domain have already
been integrated, and provide very high data conversion rates
(up to 224 Gb/s with PDM-16-QAM signals) [18], [19].
III. THE INSEE SIMULATION FRAMEWORK
This section summarizes the main characteristics of the
Interconnection Network Simulation and Evaluation Envi-
ronment (INSEE) [11], which has been widely extended to
model photonic networks. The INSEE simulator was originally
developed with the aim of modeling electrical networks. This
framework, developed at the University of Manchester, is
publicly available and is one of main ExaNeSt project [10]
simulation platforms.
INSEE implements multiple topologies (e.g. cubes and tree-
like) and allows multiple traffic generation methods (e.g. syn-
thetic, traces, and architectural simulators). Such a flexibility is
not provided in other existing simulators [20]. INSEE achieves
this flexibility with a frugal use of resources in terms of
memory and CPU computing power, allowing the simulation
of large systems (e.g. tens of thousands of nodes) in a few
days at most.
The simulation environment consists of a functional simula-
tor (FSIN) and a traffic generator (TrGen). Both components
feature a modular design that can be augmented with new
modules or extending the capabilities of the existing ones. We
leveraged this modular design to implement multiple exten-
sions, which allow INSEE to support all-optical networks.
As a simulator originally designed to study electrical net-
works, INSEE implements major electrical network compo-
nents. Most of these components can be reused to simulate
photonics based networks. Nevertheless, key components need
to be highly modified to mimic the behavior either of photonics
technology or photonics network components. This is the
case of the routers, the switching technique, and the links. In
addition, other techniques only apply to photonics technology.
For instance, current photonics technology allows to populate
a single fiber link with multiple channels.
IV. PROPOSED PHOTONICS EXTENSIONS
This section presents the INSEE extensions developed to
model photonics networks. For this purpose, we briefly discuss
and compare the working behavior of the major components
of a high-performance network. This analysis is carried out
from the underlying technology (i.e. electrical vs photonics)
perspective.
A. Optical Routers versus Electrical Routers
Electrical routers implement internal buffers that provide
local temporal storage for in-transit packets (or a smaller data
unit, depending on the switching technique). Packets are kept
in these buffers in case they cannot advance due to traffic or
network constraints.
As opposite, all-optical networks do not provide storage
capacity at network routers, this means, that once the data is
injected in the network it must travel without being blocked its
paths. An interesting attempt to deal with this drawback could
be the use of hybrid electro-optical routers. This approach,
however, requires from electro-optical and opto-electrical con-
versions to write and read data into and from electric buffers,
respectively, limiting the achievable bandwidth and latency
improvements. As discussed below, the fact that all-optical
networks do not provide buffering support, has important
consequences for the switching technique used in all-optical
networks.
B. Circuit Switching versus Packet Switching
Two main switching techniques, circuit switching and
packet switching, can be used in electrical networks. In the
former, a circuit path is established a priori that is then used to
transmit the message; thus, routing, arbitration and switching
are performed once for each message. In the latter, routing,
arbitration and switching are performed on a per-packet basis.
Notice that packet switching cannot be supported by design
by all-optical networks since, as mentioned before, buffering is
not supported by optical routers. In addition, circuit switching
is not implemented in modern electrical networks since it can
be highly wasteful of scarce network bandwidth. This means
that circuit switching is not usually modeled in current network
simulators, so INSEE was enhanced with the purpose of using
this technique in photonics networks.
C. Wavelength-Division Multiplexing
Although circuit switching can be considered a rather old
switching method, it can bring important advantages in optical
networks combined with wavelength-division multiplexing
(WDM). WDM is a technique used in optical communica-
tions that consists in multiplexing in frequency a number
of wavelengths onto the same optical cable. The amount of
multiplexed wavelengths depends on the separation between
them (e.g. as standard, with 100, 50 or 25 GHz there may be up
to 40, 80 or 160 wavelengths respectively). When using WDM,
the total link bandwidth (i.e. considering all the wavelengths),
known as aggregated bandwidth, is given by the sum of the
bandwidths provided by each individual wavelength.
To model both WDM and circuit switching together in the
baseline simulator, several design issues have been considered.
First, since there are multiple wavelengths in the same link,
circuit switching needs to be adapted since more than one
path per link can be defined at the same time; that is, each
channel (i.e. set of wavelengths) can be part of an eligible
path. Therefore, when a message is ready to be injected into
the network, the number of possible paths that it can reserve
is much higher than in electric networks.
D. Photonic Links versus Electrical Links
As explained above, electrical links only allow to send
information of a single message or packet on a network cycle.
In contrast, optical links are split in channels 1 each one using
a different set of wavelengths.
To address this issue, we provide INSEE the support to
configure the amount of wavelengths per optical link and to
partition these wavelengths in independent channels, each one
handling the transmission of a different message. In short, the
first configuration option allows specifying the link bandwidth,
and the second the channel bandwidth.
1Note: The term channel has been used in the literature also to refer to
a single wavelength in optical technology. This paper uses this term from a
computer perspective to refer to set a of wavelengths used to transfer the same
message.
(a) Coarse-grain cycle approach.
(b) Packed wavelengths approach.
Fig. 1: Example of using eight wavelengths to transmit eight
phits, referred to from A to G, with the studied transmision
approaches.
E. Transmission units: Phits versus Bits
Virtual Cut-Through and Wormhole are the most widely
used switching techniques in electrical networks. These tech-
niques split the packet in small flits, which are the units of
flow control. Flits are in turn divided in phits (physical units).
A phit is the amount of bits that can be transferred in a single
network cycle. In contrast, optical networks only can transfer
one single bit per wavelength and per network cycle (note that
optical cycles are much smaller than electrical cycles).
In general, electrical network simulators, and INSEE in
particular, define the phit size as an integer amount of bytes
(8 bits). Therefore, when adapting such a kind of simulator
to work as a photonics simulator, it makes sense to keep the
byte as the minimal transference unit per cycle. However, as
mentioned above, optical links transfer one bit per wavelength
in a given network cycle. Therefore, a new approach is
required to fulfill this mismatch.
Two main approaches, coarse-grain cycles and packed
wavelengths, have been devised to model the transmission of
bits instead of phits in INSEE. The former approach defines
coarse-grain cycles consisting of 8 small simulation cycles
as the working cycle unit, which allows submitting 8 bits
(i.e. 1 byte, the minimum phit size in the baseline simulator)
per cycle using the same wavelength. The latter groups 8
wavelengths, which act as a single transmission unit; that
is, 8 wavelengths are used to transmit 8 bits of the same
message in a single photonic cycle, which implies that the
minimum channel size is 8 wavelengths. Figure 1 presents an
example where 8 phits (labeled from A to G) are transmitted
# Channels Channel Bandwidth
Coarse-grain cycles 40 40 Gbps
Hybrid 20 80 Gbps
Hybrid 10 160 Gbps
Packed wavelengths 5 320 Gbps
TABLE I: Trade-off between the studied transmission ap-
proaches for an optical link populated with 40 wavelengths.
in both approaches. In the coarse-grain cycles approach, each
phit is transmitted in a different wavelength while in the
packed wavelengths approach several wavelengths cooperate
to transmit the same phit in parallel.
As shown in Table I, choosing between both approaches
presents a trade-off in the network features. For an optical link
composed of 40 wavelengths, the coarse-grain cycle approach
can provide up to 40 parallel channels, but each one of these
channels only can offer the bandwidth of a single wavelength
(40 Gbps). In contrast, the packed approach offers a limited
maximum number (i.e. 5) of channels but each one aggregates
the bandwidth of 8 wavelengths (40× 8 = 320 Gbps).
Note that between both approaches there are several possible
hybrid approaches. For instance, the amount of channels can
be halved with respect to the coarse-grain cycles approach
(second and thrid line of the table). Then, instead of transmit-
ting 1 byte in 1 network cycle using 1 wavelength, the byte can
be divided in 2 nibbles that are transmitted by 2 wavelengths
(doubling the network frequency).
F. Topologies and Routing
The network topologies implemented in INSEE need to be
tailored to work under photonics technology. In particular, the
routing algorithm must be adapted to circuit switching. We
implemented minimal routing to establish the path between
each source-destination pair. That is, only the paths that make
the minimum number of hops are considered. To explore
the benefits of photonics, a 3D torus topology has been
modeled. We use deterministic minimal routing for the torus,
in particular XYZ. Other topologies are left as for future work.
V. PERFORMANCE EVALUATION
The main aim of this section is to illustrate how a photonic
network –consisting of the mechanisms and methods discussed
in Section IV– performs in terms of network bandwidth and
network latency with respect to an electrical network. In other
Technique # Channels Phit Size (bytes) ChannelBW (Gbps)
Electrical - 4 10
Packed-wavelength 5 1 320
Hybrid 10 1 160
Hybrid 10 2 160
Hybrid 10 4 160
Hybrid 20 1 80
Hybrid 20 2 80
Coarse-Grain 40 1 40
TABLE II: Studied network configurations considering a link
populated with 40 wavelengths.
Fig. 2: Execution time (in us) for Gadget.
Fig. 3: Execution time (in us) for Lammps.
words, we compare the results of the proposed extensions with
the results provided by the baseline INSEE network.
Remember that multiple wavelengths share a link, where
each of them can be part of an individual channel. Next, we
discuss the design options that have been selected to carry out
the experiments presented in this paper.
A. System Details
This section specifies the network bandwidth, the number
of wavelengths per link and the network topology that have
been considered to obtain the results.
The experiments consider a 10 Gigabit Ethernet electrical
network. In the case of the photonics network 40 Gbps is
considererd as the bandwidth provided by each individual
wavelength. The electrical bandwidth was chosen because an
important set (by 35.6%) of the supercomputers ranked in
Top500 [1] implement this network technology, while the op-
tical was selected according to the actual VCSEL technology
commented in Section II.
On the other hand, photonic networks are limited by the
optic communication band [21] and, as explained in Sec-
tion IV-C, the amount of wavelength depends on the spac-
ing between them. Nowadays, 100 GHz channel spacing is
typically used, which gives 40 wavelengths per single optical
fiber or link [22], but this spacing can be reduced in order
to populate more wavelengths per single fiber or optical link.
For instance, 50 GHz spacing allows to populate the link with
Fig. 4: Average network delay (in us) for Gadget.
Fig. 5: Average network delay (in us) for Lammps.
80 wavelengths, or recently [23], 160 wavelengths are allowed
with a 25 GHz spacing.
Table II summarizes the main design choices of the studied
configurations for a photonic link populated with 40 optical
wavelengths. In addition to the two main transmission ap-
proaches, labelled as packing wavelength and coarse grain,
hybrid schemes combining both approaches have been studied.
All the configurations present an aggregate bandwidth of 1.6
Tbps with 40 wavelengths per link. This aggregate bandwidth
is equally split among the channels of each configuration.
In this work, we also study future optical links with 80
wavelengths, which gives 3.2 Tbps as aggregate bandwidth
per single fiber. To carry out this study, we devised new
configurations obtained by doubling the amount of channels
of the configurations depicted in Table II.
To launch the experiments we consider two excerpts of
traces collected from the execution of two ExaNest workloads,
Gadget and Lammps. These traces have different number of
nodes; thus, for Gadget, which has 72 nodes, we have used
a 3D torus with 4x6x3 nodes and for Lammps, which has 192
nodes, the 3D torus is configured with 4x8x6 nodes.
B. Experimental Results
Figure 2 and Figure 3 present the execution time obtained
with the electrical network and the studied photonic net-
work configurations for both excerpts. Each configuration has
associated four arguments, referring to (from left to right)
the amount of wavelengths per link, the number of possible
channels, the size of the phit and the bandwidth per channel.
First, it can be observed that the configurations with 40
wavelengths per link provide the same results as those with
80 wavelengths regardless of the workload. This means that
an aggregate link bandwidth of 1.6 Tbps, which is achievable
with current photonics technology suffices to achieve the best
performance. Thus, from now on, we focus on configurations
with 40 wavelengths per link. Among these, the configuration
that provides the best results in both studied workloads is
the packed-wavelength one (see Table II). This is because it
features the highest bandwidth per channel (320 Gbps), which
means that this parameter is the one that most impacts on
performance.
On the other hand, for a given bandwidth per channel
(e.g. 160 Gbps), the best strategy is to reduce the phit
size. For instance, in both excerpts, the best configuration
for 80 Gbps per channel is the one with 1-byte phit size
(i.e. 40λ 20 1B 80Gbps). This is because large phit sizes
waste bandwidth when they are underused. This effect is so
significant that sometimes it is better to reduce the phit size
even if the bandwidth per channel is reduced (e.g. comparing
40λ 10 2B 160Gbps with 40λ 20 1B 80Gbps in Gadget).
Comparing both figures, it can be seen that while in
Gadget the photonic network widely improves the perfor-
mance against the electric network (ranging the benefits from
1 to 2 orders of magnitude), in Lammps the execution time
is similar or better in the electrical network except in the
optimal configurations with 320 Gbps per channel. The reason
behind these results is that the former excerpt belongs to a
phase of the execution dominated by network transactions with
scarce computation time while the latter has a large amount
of computation time interleaved with network usage. Thus,
the benefits of photonics are only significant with the highest
bandwidths.
Figure 4 presents the average transmission delay, which
include the injection delay and the transit delay of packets, for
Gadget. As can be observed, almost all the delay is caused
by injection. Although in this figure the electric network
reaches a low delay, it must be taken into account that in the
electric network the delay is computed per each 64-byte packet
while in the photonic configurations the delay is calculated
for the transmission of a whole message, thus they cannot be
directly compared. Nevertheless, the results confirm a strong
correlation between network delay and execution time for the
optical configurations.
In Lammps, as shown in Figure 5, the distribution of
delays is completely different between electrical and photonic
networks. While in the former most of the delay is caused by
injection, in the latter the average delay is evenly distributed
between injection and transit delays. This is because the size
of the messages in Lammps is longer on average. Thus, a low
photonic bandwidth per channel has a high impact on the total
delay, affecting execution time accordingly.
VI. RELATED WORK
The interest of the academia and industry communities
in the development of Exascale systems, and in improving
on-chip architectures, has fostered the research on photonics
technology. In order to study these systems, novel simulation
and estimation tools are required.
Current network simulators [24], [25], [26] focus on packet-
switching electrical networks. These tools can be easily
adapted to model packet-switching hybrid electro-optical net-
works. However, in order to adapt them to model the circuit
switching capabilities of all-optical networks, a significant
amount of programming effort is required. Due to this fact,
some tools have been recently proposed designed from the
ground up to support all-optical networks. In this regard, a well
known simulator is PhoenixSim [27], [28]. This framework
models multiprocessor systems that use electrical networks,
optical networks, and hybrid networks. PhoenixSim is based
on the OMNeT++ simulation environment [29] and allows the
analysis of interconnection networks from both the physical
level (e.g. optical insertion loss, crosstalk, energy dissipation)
and the system level (e.g. latency, performance, execution
time).
The Design Space Exploration of Networks Tool (DSENT)
[30] improves the PhoenixSim model of electro-optical in-
terface circuitry such as modulators, receivers, and thermal
tuning, capturing trade-offs among photonic devices and mod-
ulator/receiver specifications that can be exploited to reach
optimal configurations in terms of area and power. DSENT
is designed to enable fast area and power evaluation of
multiple optical network configurations and, when coupled
with an architectural simulator, to obtain power and area
estimations for the simulated network. However, DSENT does
not model photonic switches so it cannot be used to simulate
circuit-switched networks such as the evaluated in this work.
In addition, DSENT does not support traffic patterns and
workload traces, so it cannot provide the details of a system-
level simulation.
LioeSim [31] is a electrical and optical network simulator
that uses Orion [32] for the models of electrical routers
and links. Unlike DSENT, it models photonic switches and
allows analyzing both physical level (optical insertion loss,
crosstalk, optical power budget, energy dissipation) and system
level (latency, energy delay product) performance metrics of
interconnection networks. Unfortunately, LioeSim is focused
on on-chip networks. In contrast, in this work we simulate off-
chip all-optical networks for intra-rack and inter-rack commu-
nications.
Finally, there is also a need for aiding designers in layout
tasks such as visually placing photonic devices, connecting
waveguides, etc. To this end, in [33], Hendry et al. intro-
duce the Visual Automated Nanophotonic Design And Layout
(VANDAL), which also can be interfaced with industry-
standard software tools for chip fabrication processes.
VII. CONCLUSIONS
The data movement is one, if not the most, critical chal-
lenge to reach Exascale computation in future supercomputers.
Exascale networks will count with thousands of nodes, and
photonics has emerged as a promising technology to face this
data challenge. To this end, photonic networks simulation tools
are required to guide designers in decision taking.
This work has discussed the process required to build a
photonic computer network simulator on top of the INSEE
electrical network simulation framework. We have identified
the key components that are involved, described the major
working differences between such components depending on
the underlying technology (electrical and optical), and studied
optical-only features of some components (e.g. WDM). This
paper has discussed major simulator extensions in the router
and the link architecture, WDM implementation over circuit
switching, and specific routing methods.
For illustrative purposes some experiments have been con-
ducted aimed at comparing photonic networks with electrical
networks in a 3D torus topology. Multiple configurations have
been evaluated varying four main parameters: the amount of
wavelengths, the number of possible channels, the size of phit,
and the bandwidth per channel. Experimental results, obtained
with excerpts of real applications used in the ExaNeSt project,
show that depending on the optical network configuration
the execution time of the application can widely differ even
with two optical network technologies (e.g. 1.6 and 3.2 Tbps
aggregate link bandwidth, that is, 40 and 80 wavelengths
respectively). In general, the future 3.2 Tbps aggregate link
bandwidth will not provide additional performance benefits
for the studied workloads, but 1.6 Tbps and 320 Gbps per
channel is enough to obtain the best results across the studied
configurations. Moreover, we found that the parameter that
most impacts on performance is the bandwidth per channel,
achieving the best results with 320 Gbps channels. Finally,
for lower bandwidths per channel (e.g. 160 and 80 Gbps),
reducing the phit size provides the best trade-off.
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